

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
24 December 2003 (24.12.2003)

PCT

(10) International Publication Number
WO 03/107419 A1

- (51) International Patent Classification: H01L 23/373
- (21) International Application Number: PCT/US03/18305
- (22) International Filing Date: 10 June 2003 (10.06.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
10/170,313 12 June 2002 (12.06.2002) US
- (71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).
- (72) Inventors: DELORENZO, David; 209 Haven Crest Court SE, Olympia, WA 98513 (US). MONTGOMERY, Stephen; 1821 6th Avenue West, #7, Seattle, WA 98119 (US). FITE, Robert; 4931 Scott Road NW, Olympia, WA 98502 (US).
- (74) Agents: STEFFEY, Charles, E. et al.; Schwegman, Lundberg, Woessner & Kluth, P.A., P.O. Box 2938, Minneapolis, MN 55402 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: INCREASING THERMAL CONDUCTIVITY OF THERMAL INTERFACE USING CARBON NANOTUBES AND CVD



(57) Abstract: The invention relates to a structure of and a process of forming an integrated circuit package that utilizes a thermal interface material layer having an aligned array of carbon nanotubes affixed to a surface of the layer. The thermal interface material is diamond deposited by chemical vapor deposition. The carbon nanotubes are formed by a plasma discharge process on the surface of the CVDD and also may be formed on the surface of the die.

WO 03/107419 A1

BEST AVAILABLE COPY

INCREASING THERMAL CONDUCTIVITY OF THERMAL INTERFACE USING CARBON NANOTUBES AND CVD

An integrated circuit package provides increased thermal conductivity to a thermal
5 interface between a circuit die and a thermal management solution such as a heat spreader
or a heat sink by forming a chemical vapor deposited diamond surface on the thermal
management solution and growing an array of carbon nanotubes on the surface of the
CVDD layer or the circuit die.

10 BRIEF DESCRIPTION OF THE DRAWINGS

In order that the manner in which the embodiments of the invention are obtained, a
more particular description of the invention briefly described above will be rendered by
reference to specific embodiments thereof which are illustrated in the appended drawings.
Understanding that these drawings depict only typical embodiments of the invention that
15 are not necessarily drawn to scale and are not therefore to be considered to be limiting of
its scope, the invention will be described and explained with additional specificity and
detail through the use of the accompanying drawings in which:

Figure 1 is an elevational cross-section of a prior art stack-up schematic of a
cooling arrangement for an integrated circuit package;

20 **Figure 2** is an elevational cross-section of a CVDD enhanced prior art stack-up;

Figure 3 is a detail of the elevational cross-section of a CVDD enhanced prior art
stack-up depicted in Fig 2 showing thermal interface material positioned between the
CVDD layer and the die;

Figure 4 is a detail of an elevational cross-section of an embodiment of the
25 invention wherein a CVDD enhanced stack-up utilizes nanotubes grown on the die
surface;

Figure 5 is a detail of an elevational cross-section of a CVDD enhanced stack-up which shows nanotubes grown on the die surface and the CVDD layer;

Figure 6 is a detail of an elevational cross section of a CVDD enhanced stack-up which shows nanotubes grown on the CVDD layer of the integrated heat spreader;

5 Figure 7 is a process flow diagram of a process for coupling a circuit die to a thermal management aid; and

Figure 8 is a process flow diagram of another process for coupling a circuit die to a thermal management aid.

DETAILED DESCRIPTION OF THE INVENTION

10 The present invention relates to a structure and a process of forming an integrated circuit package that utilizes a thermal interface material layer having an aligned array of carbon nanotubes projecting from a surface thereof.

In order to cool electronic packages such as electronic dies, a bare silicon die is covered with an integrated heat spreader which is formed from a thermally conductive material such as copper and serves to laterally distribute the thermal load provided by hot spots on the die corresponding, for example, to the areas of highest transistor activity.

In Figure 1, there is shown an integrated circuit package 10 which has an interposer or substrate 12 on which a die 14 is located adjacent the substrate 12 and thermally coupled thereto through solder balls 16 which are bonded to a surface of die 14 which adjacent to substrate 12. The space between adjacent solder balls 16 and between the surface of die 14 and substrate 12 is generally filled with a thermally conductive gel 18. The combination of the thermal conductivity of solder balls 16 and thermally conductive gel 18 provides a cooling path for a portion of the heat generated by die 14.

As shown in Figures 1 and 2, a copper integrated heat spreader 20 is positioned adjacent to a further surface of die 14 which is opposite to the surface of die 14 which is

adjacent to substrate 12. An inner surface 22 of heat spreader 20 is, in prior art packages such as the one shown in Figures 1 and 2, coupled to the surface of die 14 by a first thermal interface material layer 24 which is a thermally conductive material such as thermal grease or some similar material. Finally, the heat spreader 20 is in thermal contact with a copper heat sink 26 through a second thermal interface 28. Ambient air 30 flows across heat sink 26 to cool it.

In the prior art it has also been known to provide a chemical vapor deposited diamond (CVDD) layer 32 between the die and the integrated spreader 20 to improve the lateral thermal conductivity of either the spreader 20 or the silicon die 14. CVDD layer 32 is illustrated in Figures 2 and 3 applied to the inner surface 22 of integrated heat spreader 20.

The thermal conductivity of the copper of the integrated heat spreader is about 395 W/mK while that of the silicon die is about 100 W/mK. The thermal conductivity of a CVDD layer is expected to exceed 1000 W/mK. It has been found through simulations that CVDD layers having a thickness of about 450 microns can provide thermal benefits, measured as a decrease in the total junction-to-ambient thermal resistance, are approximately 10% of total for CVDD layers applied to the integrated heat spreader, 20% for the CVDD layer applied to the die and approximately 30% for combined CVDD layers on both the die and the integrated heat spreader.

One of the difficulties present with the use of CVDD layers applied to the die and the heat spreader are the roughness that is inherent with the unpolished deposited diamond surface 34 which is characterized by asperities 36 or projections that have sizes measured in microns. Although it may be possible to reduce the roughness somewhat by performing a polishing operation after the CVD process, such a polishing operation is expected to be a major contributor to the cost of manufacture of the product, particularly as the cost of the

CVDD process itself decreases. Unfortunately, it also appears to be true that the roughness of the CVDD layer increases with increasing thickness of the CVDD layer despite the fact that increasing the thickness of the CVDD layer increases the thermal effectiveness of the layers. In the prior art, accommodation of the uneven surface of the die 14 or the inner surface 22 of the integrated heat spreader 20 as well as the lack of smoothness of the CVDD layer, whether it is applied to the die or to the integral heat spreader; a void filling thermal interface material 38 is inserted between the two.

Addition of aligned nanotubes to the thermal interface, whether the nanotubes are single wall or double wall, increases the thermal conductivity between the die and integral heat spreader while allowing the elimination of the polishing step from the CVDD process. Described below are embodiments of thermal solutions based upon the addition of nanotubes to the thermal interface between the die and the integrated heat spreader.

Figure 4 shows an embodiment of the invention where the single or double wall carbon nanotubes 40 are grown on die 14 by a plasma discharge deposition process available in the art. Once the nanotubes 40 are grown on the surface of die 14, one end of nanotubes in the array is firmly affixed to the die 14. In this embodiment, the thermal conductivity of the nanotubes 40 is in a range of about 1000 to 6000 W/m-K as compared to the conductivity of the typical thermal grease thermal interface material of about 1-7 W/m-K. In the embodiment shown, the length of the nanotubes would typically be about 100 microns or less so that the thermal resistance of the layer would be negligible. The growing of the nanotubes 40 on the surface of die 14 fills the surface roughness valleys to provide a nearly uniform layer for the interface. A limited crush of the nanotubes 40 allows for an excellent thermal connection between the surface of die 14 and the CVDD coating 32 on inner surface 22 of heat spreader 20. In one embodiment a thermal grease may be applied to the array of nanotubes 40. In another embodiment, thermal grease is

not used. In another embodiment, CVDD coating 32 may be formed on the surface of a heat sink 26 instead of a spreader 20.

Figure 5 illustrates a further embodiment of the invention in which a structure has nanotubes 40 which are grown from both the CVDD surface of heat spreader 20 and the surface of die 14 using a plasma discharge method. In this embodiment the nanotubes 40 grown from and affixed to the opposed surfaces intermesh as the surfaces are mated to provide a good thermal interface, even without the use of thermal grease 38. In a further embodiment thermal grease 38 can be used in combination with the carbon nanotubes 40.

Figure 6 shows an embodiment of the invention where single or double wall carbon nanotubes 40 are grown on and affixed to the CVDD layer 32 of the integrated heat spreader 20 using a plasma discharge process. Again, the grown nanotubes 40 fill in the surface roughness valleys and asperities 36 and compensate for them. The projecting nanotubes 40 are subject to limited crushing of the nanotubes 40 into the peak roughness features 42 of the die 14. Again, in one embodiment, no grease 38 is necessary to form the thermal interface. In a further embodiment, thermal grease 38 is provided in combination with the nanotubes 40.

Figure 7 is a flow chart of an embodiment of the inventive process for enhancing heat flow from a circuit die to a thermal management aid such as a heat spreader or a heat sink. The first stage 72 of the process is forming a CVDD layer on a surface of thermal management aid. After the CVDD layer is formed, a further stage 74 an array of substantially aligned nanotubes is grown on one surface of the circuit die or on the CVDD layer on the thermal management aid. In stage 76 the thermal management aid is mounted to the die with the layer of nanotubes thermally coupling the surface of the circuit die to the CVDD layer of the thermal management aid.

Figure 8 is a flow diagram of another embodiment of the inventive process for thermally coupling a circuit die to a thermal management aid such as a heat spreader or a heat sink. In an initial stage 82 a CVDD layer is formed on the thermal management aid. In stage 84 a layer of nanotubes is grown on the CVDD layer. In stage 86 the thermal management aid is mounted to the die with the layer of nanotubes thermally coupling the surface of the die to the CVDD layer of the thermal management aid.

It will be readily understood to those skilled in the art that various changes in the details, material, and arrangements of the parts and method stages which have been described and illustrated in order to explain the nature of this invention may be made without departing from the principles and scope of the invention as expressed in the subjoined claims.

CLAIMS

What is claimed is:

1. Apparatus for cooling a circuit die, comprising:
a thermal management aid having a CVDD surface; and
5 an array of substantially aligned carbon nanotubes coupling a surface of the circuit die to the CVDD surface of the thermal management aid, the array of nanotubes affixed to one of either the surface of the die or the CVDD surface of the thermal management aid.
2. The apparatus of claim 1 wherein the carbon nanotubes of the array of
10 carbon nanotubes are primarily affixed to the CVDD layer of the thermal management aid.
3. The apparatus of claim 1 wherein the carbon nanotubes of the array of carbon nanotubes are primarily affixed to the surface of the circuit die.
4. The apparatus of claim 1 wherein the carbon nanotubes of the array of carbon nanotubes are affixed to both the surface of the circuit die and the CVDD surface
15 of the thermal management aid.
5. The apparatus of claim 1 wherein the thermal management aid is an integrated heat spreader

6. The apparatus of claim 1 wherein the thermal management aid is a heat sink.
7. The apparatus of claim 1 wherein the array of substantially aligned carbon nanotubes also comprises thermal interface material.
- 5 8. The apparatus of claim 7 wherein the thermal interface material comprises a thermally conductive grease.
9. Apparatus for cooling a circuit die, comprising:
a thermal management aid having a CVDD surface; and
an array of substantially aligned carbon nanotubes coupling a surface of the
10 circuit die to the CVDD surface of the thermal management aid, the array of nanotubes affixed to the surface of the die.
10. The apparatus of claim 9 wherein the array is also affixed to the CVDD surface.
11. The apparatus of claim 9 wherein the array also comprises thermally
15 conductive grease.
12. Apparatus for cooling a circuit die, comprising:
a thermal management aid having a CVDD surface; and

an array of substantially aligned carbon nanotubes coupling a surface of the circuit die to the CVDD surface of the thermal management aid, the array of nanotubes affixed to the CVDD surface of the thermal management aid.

13. The apparatus of claim 12 wherein the apparatus also comprises a thermally
5 conductive grease.

14. The apparatus of claim 12 wherein the array is also affixed to the die.

15. An integrated circuit package, comprising:

a substrate;

a circuit die mounted on the substrate

10 a heat sink;

a heat spreader thermally coupled to the heat sink and having a having a
CVDD surface; and

an array of substantially aligned carbon nanotubes coupling a surface of the
circuit die to the CVDD surface of the heat spreader, the array of nanotubes affixed
15 to one of either the surface of the circuit die or the CVDD surface of the thermal
spreader.

16. The integrated circuit package of claim 15 wherein the array affixed to both
the surface of the circuit die and the CVDD surface of the heat spreader.

17. The integrated circuit package of claim 15 wherein the array also comprises
20 thermal grease.

18. A process for enhancing heat transfer from a circuit die to a thermal management aid, comprising:

forming a CVDD layer on a thermal management aid;

growing an array of nanotubes on one of a surface of the circuit die or the

5 CVDD layer; and

mounting the thermal management aid to the circuit die with the layer of aligned nanotubes thermally coupling the surface of the circuit die to the CVDD layer of the thermal management aid.

19. The process according to claim 18, wherein the growing of a layer of
10 nanotubes comprises forming the nanotubes on a surface of the die by a plasma-discharge process.

20. The process according to claim 18, wherein the growing of a layer of nanotubes comprises forming the nanotubes on the CVDD layer by a plasma-discharge process.

21. A process for thermally coupling a circuit die to a thermal management aid
15 comprising:

forming a CVDD layer on a thermal management aid;

growing a layer of nanotubes on the CVDD layer; and

20 mounting the thermal management aid to the die with the layer of nanotubes thermally coupling the surface of the die to the CVDD layer of the thermal management aid.

22. The process according to claim 21, wherein the growing operation also comprises adding thermal interface material to the layer of nanotubes.

23. The process according to claim 21, also comprising growing a layer of nanotubes on the surface of the die and the mounting of the thermal management layer to
5 the die also comprises intermeshing the layers of nanotubes.

1/3




Fig. 1 (Prior Art)




Fig. 2 (Prior Art)







Fig. 3 (Prior Art)



BEST AVAILABLE COPY

2/3



BEST AVAILABLE COPY

3/3

*Fig. 7**Fig. 8*

INTERNATIONAL SEARCH REPORT

 Internat Application No
 PCT/US 03/18305

 A. CLASSIFICATION OF SUBJECT MATTER
 IPC 7 H01L23/373

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, IBM-TDB, INSPEC

C. DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|---|-----------------------|
| Y | "HIGH CONDUCTION THERMAL INTERFACE MATERIAL" IBM TECHNICAL DISCLOSURE BULLETIN, IBM CORP. NEW YORK, US, vol. 36, no. 10, 1 October 1993 (1993-10-01), pages 581-583, XP000412494 ISSN: 0018-8689 the whole document | 1-23 |
| Y | EP 0 538 798 A (SUMITOMO ELECTRIC INDUSTRIES) 28 April 1993 (1993-04-28) claims 1-3 | 1-23 |
| Y | US 5 604 037 A (TING JYH-MING ET AL) 18 February 1997 (1997-02-18) example 1 | 1-23 |
| | -/- | |

☒ Further documents are listed in the continuation of box C.☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the International filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the International filing date but later than the priority date claimed

- *T* later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the International search

28 August 2003

Date of mailing of the International search report

04/09/2003

Name and mailing address of the ISA

 European Patent Office, P.B. 5818 Patentlaan 2
 NL - 2280 HV Rijswijk
 Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
 Fax: (+31-70) 340-3016

Authorized officer

Prohaska, G

INTERNATIONAL SEARCH REPORT

Internatl Application No

PCT/US 03/18305

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
|------------|---|-----------------------|
| A | US 5 837 081 A (TING JYH-MING ET AL) 17 November 1998 (1998-11-17) example 1 ----- | 1-23 |
| A | EP 0 689 244 A (GEN ELECTRIC) 27 December 1995 (1995-12-27) the whole document ----- | 1-23 |
| A | US 5 316 080 A (BANKS BRUCE A ET AL) 31 May 1994 (1994-05-31) ----- | |

INTERNATIONAL SEARCH REPORT

Information on patent family members

Internat Application No

PCT/US 03/18305

| Patent document cited in search report | | Publication date | Patent family member(s) | Publication date |
|---|---|---------------------|----------------------------|---------------------|
| EP 0538798 | A | 28-04-1993 | JP 3028660 B2 | 04-04-2000 |
| | | | JP 5114677 A | 07-05-1993 |
| | | | DE 69228104 D1 | 18-02-1999 |
| | | | DE 69228104 T2 | 20-05-1999 |
| | | | EP 0538798 A1 | 28-04-1993 |
| | | | US 5495126 A | 27-02-1996 |
| | | | US 5294381 A | 15-03-1994 |
| US 5604037 | A | 18-02-1997 | US 5389400 A | 14-02-1995 |
| | | | US 5837081 A | 17-11-1998 |
| | | | DE 69402352 D1 | 07-05-1997 |
| | | | DE 69402352 T2 | 10-07-1997 |
| | | | EP 0619282 A2 | 12-10-1994 |
| | | | JP 7010663 A | 13-01-1995 |
| US 5837081 | A | 17-11-1998 | US 5604037 A | 18-02-1997 |
| | | | US 5389400 A | 14-02-1995 |
| | | | DE 69402352 D1 | 07-05-1997 |
| | | | DE 69402352 T2 | 10-07-1997 |
| | | | EP 0619282 A2 | 12-10-1994 |
| | | | JP 7010663 A | 13-01-1995 |
| EP 0689244 | A | 27-12-1995 | US 5494753 A | 27-02-1996 |
| | | | EP 0689244 A2 | 27-12-1995 |
| | | | JP 8191121 A | 23-07-1996 |
| US 5316080 | A | 31-05-1994 | US 5224030 A | 29-06-1993 |